

650V, 19A, 159mΩ N-channel Power Super Junction MOSFET

JMH65R190PPLNFD

Features



- Excellent $R_{DS(ON)}$ and Low Gate Charge
- 100% UIS Tested
- 100% ΔV_{ds} Tested
- Halogen-free; RoHS-compliant

Product Summary


Parameters	Value	Unit
V_{DSS}	650	V
$V_{GS(th)}_{Typ}$	3.3	V
$I_D(@V_{GS}=10V)$	19	A
$R_{DS(ON)}_{Typ}(@V_{GS}=10V)$	159	mΩ

Applications

- SMPS with PFC
- Flyback and LLC topologies
- Silver ATX, adapter, TV, lighting, Telecom



DFN8080-4L



Schematic Diagram

Ordering Information

Device	Marking	MSL	Form	Package	Reel(pcs)	Per Carton (pcs)
JMH65R190PPLNFD-13	H65R190PF	1	Tape&Reel	DFN8080-4L	3000	30000

Absolute Maximum Ratings (@ $T_C = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Value	Unit
V_{DS}	Drain-to-Source Voltage	650	V
V_{GS}	Gate-to-Source Voltage	± 30	V
I_D	Continuous Drain Current	19	A
		12	
I_{DM}	Pulsed Drain Current ⁽¹⁾	Refer to Fig.4	A
E_{AS}	Single Pulsed Avalanche Energy ⁽²⁾	65	mJ
P_D	Power Dissipation	174	W
		70	
T_J, T_{STG}	Junction & Storage Temperature Range	-55 to 150	°C

Thermal Characteristics

Symbol	Parameter	Max	Unit
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient ⁽³⁾	42	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction to Case	0.7	

Electrical Characteristics ($T_J = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
Off Characteristics						
$V_{(\text{BR})\text{DSS}}$	Drain-Source Breakdown Voltage	$I_D = 250\mu\text{A}, V_{GS} = 0\text{V}$	650	-	-	V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 650\text{V}, V_{GS} = 0\text{V}$	-	-	10.0	μA
I_{GSS}	Gate-Body Leakage Current	$V_{DS} = 0\text{V}, V_{GS} = \pm 30\text{V}$	-	-	± 100	nA
On Characteristics						
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	2.3	3.3	4.3	V
$R_{\text{DS(ON)}}$	Static Drain-Source ON-Resistance ⁽⁴⁾	$V_{GS} = 10\text{V}, I_D = 10\text{A}$	-	159	190	$\text{m}\Omega$
Dynamic Characteristics						
R_g	Gate Resistance	$f = 1\text{MHz}$	-	4.9	-	Ω
C_{iss}	Input Capacitance	$V_{GS} = 0\text{V}, V_{DS} = 325\text{V}, f = 1\text{MHz}$	1084	1517	2049	pF
C_{oss}	Output Capacitance		28	39	52	pF
C_{rss}	Reverse Transfer Capacitance		-	5.9	-	pF
Q_g	Total Gate Charge	$V_{GS} = 0 \text{ to } 10\text{V}$ $V_{DS} = 325\text{V}, I_D = 10\text{A}$	23	32	43	nC
Q_{gs}	Gate Source Charge		-	10	-	nC
Q_{gd}	Gate Drain("Miller") Charge		-	11	-	nC
Switching Characteristics						
$t_{d(\text{on})}$	Turn-On Delay Time	$V_{GS} = 10\text{V}, V_{DD} = 310\text{V}$ $I_D = 10\text{A}, R_{\text{GEN}} = 24\Omega$	-	36	-	ns
t_r	Turn-On Rise Time		-	38	-	ns
$t_{d(\text{off})}$	Turn-Off Delay Time		-	100	-	ns
t_f	Turn-Off Fall Time		-	30	-	ns
Body Diode Characteristics						
I_S	Maximum Continuous Body Diode Forward Current	-	-	19	-	A
I_{SM}	Maximum Pulsed Body Diode Forward Current	-	-	76	-	A
V_{SD}	Body Diode Forward Voltage	$V_{GS} = 0\text{V}, I_S = 10\text{A}$	-		1.2	V
trr	Body Diode Reverse Recovery Time	$I_F = 10\text{A}, dI/dt = 100\text{A/us}$	94	131	177	ns
Qrr	Body Diode Reverse Recovery Charge		-	851	-	nC

Notes:

1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature.

2. E_{AS} condition: Starting $T_J = 25^\circ\text{C}$, $V_{DD} = 50\text{V}$, $V_{GS} = 10\text{V}$, $R_G = 25\text{ohm}$, $L = 10\text{mH}$, $I_{AS} = 3.6\text{A}$, $V_{DD} = 0\text{V}$ during time in avalanche.

3. $R_{\theta JA}$ is measured with the device mounted on a 1inch² pad of 2oz copper FR4 PCB.

4. Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 0.5\%$.

Typical Performance Characteristics

Figure 1: Power De-rating




Figure 2: Current De-rating




Figure 3: Normalized Maximum Transient Thermal Impedance





Figure 4: Peak Current Capacity



Typical Performance Characteristics

Figure 5: Output Characteristics




Figure 6: Typical Transfer Characteristics




Figure 7: On-resistance vs. Drain Current




Figure 8: Body Diode Characteristics




Figure 9: Gate Charge Characteristics





Figure 10: Capacitance Characteristics



Typical Performance Characteristics

Figure 11: Normalized Breakdown voltage vs. Junction Temperature




Figure 12: Normalized on Resistance vs. Junction Temperature




Figure 13: Normalized Threshold Voltage vs. Junction Temperature




Figure 14: R_{DS(ON)} vs. V_{GS}





Figure 15: Maximum Safe Operating Area



Test Circuit




Figure 1: Gate Charge Test Circuit & Waveform




Figure 2: Resistive Switching Test Circuit & Waveform




Figure 3: Unclamped Inductive Switching Test Circuit& Waveform






Figure 4: Diode Recovery Test Circuit & Waveform

Package Mechanical Data(DFN8080-4L)

Package Outlines

DIM.	MILLIMETER		
	MIN.	NOM.	MAX.
A	0.85	0.90	0.95
A1	--	--	0.05
b	0.95	1.00	1.05
c	--	0.20	--
D	7.90	8.00	8.10
D1	7.10	7.20	7.30
E	7.90	8.00	8.10
E1	4.25	4.35	4.45
L	0.40	0.50	0.60
k		2.75	
e		2.00 BSC	

Recommended Soldering Footprint

Information furnished in this document is believed to be accurate and reliable. However, Jiangsu JieJie Microelectronics Co.,Ltd assumes no responsibility for the consequences of use without consideration for such information nor use beyond it. Information mentioned in this document is subject to change without notice, apart from that when an agreement is signed, Jiangsu JieJie complies with the agreement. Products and information provided in this document have no infringement of patents. Jiangsu JieJie assumes no responsibility for any infringement of other rights of third parties which may result from the use of such products and information.



JJ is a registered trademark of Jiangsu JieJie Microelectronics Co.,Ltd.

